NO.197

Appl. No. 10/044,365 Amdt. dated 1/6/2004 Reply to Office Action of October 20, 2003 PATENT

## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

## Listing of Claims:

Claim 1. (currently amended) An integrated circuit, comprising: a first transistor;

an analog-to-digital converter comprising comparators that compare a voltage at a terminal of the first transistor to a series of resistance values to generate 2<sup>N</sup> output signals. wherein a first set of the comparators generates HIGH output signals and a second-set-of the comparators generates LOW output signals in response to the voltage at the terminal of the first transistor:

a digital encoder circuit coupled to receive the 2N output signals of the comparators, the digital encoder circuit encoding the  $2^N$  output signals of the comparators into N digital signals that represent a an N-bit binary value, the binary value indicating how many of the 2<sup>N</sup> output signals of the comparators generate the HIGH output-signals are HIGH; and

an impedance matching circuit coupled to receive output signals of the N digital signals generated by the digital encoder circuit, wherein the impedance matching circuit comprises a plurality of second transistors coupled in parallel that are turned ON or OFF in response to the N digital signals.

- Claim 2. (original) The integrated circuit of claim 1 wherein the first transistor is coupled to a resistor.
- Claim 3. (original) The integrated circuit of claim 1 wherein the impedance matching circuit is coupled in parallel with an I/O pin of the integrated circuit.
- Claim 4. (original) The integrated circuit of claim 1 wherein the impedance matching circuit is coupled in series with an I/O pin of the integrated circuit.

Appl. No. 10/044,365 Amdt. dated 1/6/2004 Reply to Office Action of October 20, 2003

PATENT

- Claim 5. (original) The integrated circuit of claim 4 wherein the impedance matching circuit is coupled to a buffer circuit that is coupled to the I/O pin.
- Claim 6. (original) The integrated circuit of claim 1 further comprising a plurality of impedance matching circuits coupled to receive output signals of the digital encoder circuit, wherein the plurality of impedance matching circuits each comprises a plurality of transistors coupled in parallel.
  - Claim 7. (canceled)
- Claim 8. (previously amended) The integrated circuit of claim 1 wherein the analog-to-digital converter comprises a plurality of resistors that set threshold voltages for the plurality of comparators.
- Claim 9. (original) The integrated circuit of claim 1 wherein the plurality of second transistors of the impedance matching circuit comprises four transistors coupled in parallel.
- Claim 10. (original) The integrated circuit of claim I wherein the plurality of second transistors of the impedance matching circuit comprises five transistors coupled in parallel.
- Claim 11. (currently amended) A method for providing impedance matching to a pin of an integrated circuit using an impedance matching circuit, the method comprising:
- generating a first signal in response to an impedance of a first transistor;

  comparing a voltage at a terminal of the first transistor to a plurality of resistances using comparators to generate 2<sup>N</sup> output signals, wherein a first set of the comparators generates HIGH output signals and a second set of the comparators generates LOW output signals in response to the voltage;

PATENT

Appl. No. 10/044,365 Amdt. dated 1/6/2004 Reply to Office Action of October 20, 2003

encoding the  $2^N$  output signals of the comparators into N digital signals that represent a an N-bit binary value, the N-bit binary value indicating how many of the  $2^N$  output signals of the comparators are generate the HIGH output signals; and

setting an impedance of the impedance matching circuit in response to the <u>N</u> digital signals, wherein the impedance matching circuit is part of the integrated circuit, and the impedance matching circuit comprises second transistors that are turned ON or OFF in response to the <u>N</u> digital signals.

- Claim 12. (original) The method of claim 11 wherein generating the first signal comprises generating the first signal from a resistor divider circuit that comprises the first transistor and a resistor.
- Claim 13. (previously amended) The method of claim 11 wherein the comparators include at least 15 comparators.
- Claim 14. (previously presented) The method of claim 13 wherein encoding the output signals of the comparators into digital signals that represent the binary value further comprises encoding the comparator output signals into 4 digital signals.
- Claim 15. (previously presented) The method of claim 14 wherein encoding the output signals of the comparators into digital signals that represent the binary value further comprises performing Boolean NAND functions on the output signals of the comparators.
  - Claim 16. (canceled)
- Claim 17. (currently amended) The method of claim 16 11 wherein the plurality of second transistors comprises at least four transistors coupled in parallel.
- Claim 18. (original) The method of claim 11 wherein the impedance matching circuit comprises at least five transistors coupled in parallel.

Appl. No. 10/044,365 Amdt. dated 1/6/2004 Reply to Office Action of October 20, 2003 PATENT

Claim 19. (original) The method of claim 11 wherein setting the impedance of the impedance matching circuit further comprises setting the impedance of a plurality of impedance matching circuits wherein each one of the plurality of impedance matching circuits comprises a plurality of transistors coupled in parallel.

Claim 20. (previously presented) The method of claim 19 wherein a subset of the impedance matching circuits are coupled in parallel with respect to an associated I/O pin of the integrated circuit.

Claim 21. (currently amended) An integrated circuit comprising: programmable logic circuitry;

a first transistor for generating an analog signal;

an analog-to-digital converter comprising comparators that compare the analog signal to resistance values to generate 2<sup>N</sup> output signals, wherein each of the comparators generates a HIGH or LOW output signal in response to the analog signal;

a digital encoder circuit coupled to the analog-to-digital converter, the digital encoder encoding the  $2^N$  output signals of the comparators into N digital signals that represent a an N-bit binary value, the binary value indicating how many of the  $2^N$  output signals of the comparators are generate the HIGH output signals; and

an impedance matching circuit comprising a plurality of second transistors, wherein each of the second transistors is coupled to receive one of the N digital signals, and the second transistors are turned ON or OFF in response to the N digital signals.

Claim 22. (original) The integrated circuit of claim 21 further comprising a plurality of impedance matching circuits, each comprising a plurality of transistors that are each coupled to receive one of the digital signals.

Claim 23. (original) The integrated circuit of claim 22 wherein each of the impedance matching circuits are associated with an I/O pin of the integrated circuit.

Appl. No. 10/044,365 Amdt. dated 1/6/2004 Reply to Office Action of October 20, 2003 **PATENT** 

- Claim 24. (original) The integrated circuit of claim 23 wherein a subset of the impedance matching circuits are coupled to a buffer circuit.
- Claim 25. (original) The integrated circuit of claim 23 wherein a subset of the impedance matching circuits are coupled in parallel with an associated one of the I/O pins.
- Claim 26. (previously presented) The integrated circuit of claim 21 wherein the digital encoder circuit further comprises a plurality of NAND gates and NOR gates.
- Claim 27. (original) The integrated circuit of claim 21 wherein the first transistor is coupled to an off-chip resistor, and wherein the first transistor and the off-chip resistor form a resistor divider.
- Claim 28. (original) The integrated circuit of claim 21 wherein the plurality of second transistors comprises at least four transistors coupled in parallel.